A memory includes transistors in rows and columns providing an array and
conductive lines in columns across the array. The memory includes phase
change elements contacting the conductive lines and self-aligned to the
conductive lines. Each phase change element is coupled to one side of a
source-drain path of a transistor.