The invention describes the method for regrouping data read from multi-sector pages inside a memory chip. As a result, garbage collection operation time greatly reduces and overall system performance increases. Architectural features include the ability to selectively transfer individual data sectors of a page between on-chip registers and the ability to realign data sectors within a register.

 
Web www.patentalert.com

< Non-volatile memory with background data latch caching during program operations

> Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics

> Method for non-volatile memory with background data latch caching during program operations

~ 00505