A multiplier array processing system which improves the utilization of the multiplier and adder array for lower-precision arithmetic is described. New instructions are defined which provide for the deployment of additional multiply and add operations as a result of a single instruction, and for the deployment of greater multiply and add operands as the symbol size is decreased.

 
Web www.patentalert.com

< Scavenger receptor

> Methods for enhancing antibody-induced cell lysis and treating cancer

> TCP/IP offload network interface device

~ 00507