A method for determining programming/erase conditions and a method for operating a charge-trapping semiconductor device are disclosed. Programming and erase conditions are determined such that a first net charge distribution variation profile, upon going from programmed to erased state, is substantially the opposite of a second net charge distribution variation profile, upon going from erased to programmed state.

 
Web www.patentalert.com

< Electro-optic display and materials for use therein

> Methods for preparing fluoropolymer powder coatings

> Spin-wave architectures

~ 00507