A logic simulation acceleration processor optimized for multi-value logic level simulation of electronic systems described in hardware description languages.

 
Web www.patentalert.com

< Apparatus and method for parity generation in a data-packing device

> Mechanism for adjacent-symbol error correction and detection

> Semiconductor integrated circuit and design method thereof
~ 00507