The present invention provides a robust global timing resynchronization architecture, a multi-link communications system including the same, and a method for minimizing the effects of resynchronization signal skew, reference clock skew, and PLL static phase error variations on resynchronization of multi-link communications systems.

 
Web www.patentalert.com

< Data transmission apparatus using asynchronous dual-rail bus and method therefor

> Diagnostic and managing distributed processor system

> Programmable power transition counter

~ 00509