A memory controller includes a plurality of channel control circuits. Each of the plurality of channel control circuits is coupled to a respective one of a plurality of channels which are coupled to a memory system. The plurality of channel control circuits are coupled to receive an indication of whether or not the plurality of channels are ganged. Data is transferred for a first command on each of the plurality of channels responsive to the indication indicating that the plurality of channels are ganged. Responsive to the indication indicating that the plurality of channels are not ganged, data is transferred for the first command on a selected channel of the plurality of channels. In some embodiments, the memory controller may be integrated with one or more processors.

 
Web www.patentalert.com

< Code generator and device for the synchronous or asynchronous and permanent identification or encoding and decoding of data of any particular length

> Distributed architecture for statistical overload control against distributed denial of service attacks

> Fail-safe module integral with a sedation and analgesia system and method

~ 00515