Methods and apparatus are provided for implementing a programmable chip using a high-level language. Code sequences or subroutines provided in a high-level language are overloaded with information to specify the number of hardware resources such as logic elements or functional blocks used to implement the code on a programmable chip. Code sequences remain compliant with standard high-level language compilers while also being able to provide resource count information to high-level language to hardware compilers.

 
Web www.patentalert.com

< Federated multiprotocol communication

> Development system with methodology for run-time restoration of UML model from program code

> Security features in on-line and off-line delivery of applications

~ 00518