Systems, methods, and other embodiments associated with synchronizing link delay is provided. In one example system, a system for synchronizing signal communication between a first electronic component and a second electronic component connected by one or more serial communication links comprises an offset logic configured to apply a selected offset to signal transmissions to cause a unidirectional delay between the first and the second electronic components to be synchronized for both directions of signal transmissions. A synchronization logic is configured to determine the uni-directional delay for signal transmissions between the first and second electronic components and configured to control the offset logic to apply the selected offset.

 
Web www.patentalert.com

< Dual-port SRAM memory using single-port memory cell

> Local number portability for mobility management

> Method and product of manufacture for the recommendation of optimizers in a graphical user interface for mathematical solvers

~ 00518