Network-on-Chip Dataflow Architecture is the new microprocessor architecture. It consists of many processing elements connecting together via two distinct networks namely instruction network and data network. Instructions are fetched into the processing elements through instruction network which uses packet switching scheme. Then the instructions will configure the processing elements and connections of the data network to create a dataflow graph. After that data are transferred and processed by the graph in a dataflow manner. Our architecture has one special characteristic in which instructions within loops are fetched only once but they are used many times.

 
Web www.patentalert.com

< Processor for executing highly efficient VLIW

> Supervisory process control and manufacturing information system application having a layered architecture

> System for ensuring quality of service in a virtual private network and method thereof

~ 00518