A method and apparatus for source synchronous testing have been disclosed. In one case a data signal is delayed and a selectively activated delay is applied to a clock. This allows the clock to be positioned before the data and also after the data.

 
Web www.patentalert.com

< Methods and apparatus for allowing simultaneous memory accesses in a programmable chip system

> Soft errors handling in EEPROM devices

> System, network device, method, and computer program product for active load balancing using clustered nodes as authoritative domain name servers
~ 00526