A method, an apparatus and a system for a computing system implements a technique known as cache push that enhances a single writer invalidation protocol with the ability to optionally push data into another processor's cache without changing the memory consistency model being utilized by the method, apparatus and system.