A transistor type ferroelectric memory including: a substrate; a gate electrode formed above the substrate; a ferroelectric layer formed above the substrate to cover the gate electrode; a source electrode formed above the ferroelectric layer; a drain electrode formed above the ferroelectric layer and apart from the source electrode; and a channel layer formed above the ferroelectric layer and between the source electrode and the drain electrode.

 
Web www.patentalert.com

< Thyristor-based semiconductor memory device with back-gate bias

> Deep trench formation in semiconductor device fabrication

> TaN integrated circuit (IC) capacitor
~ 00536