Methods and apparatus are provided for securely generating IP cores. A
designer selects and configures parameterizable IP cores provided for
implementation on a programmable chip. The IP cores are processed using
mechanisms such as scripts to parameterize and customize the IP cores
while removing option and parameter information.