A flash EEPROM or other type of memory cell array having adjacent charge
storage elements is formed with a gas filled void between them in order
to reduce the level of capacitive coupling between storage elements, thus
reducing cross-coupling between charge storage elements and resulting
errors occurring in the data read from the array.