One embodiment of the present invention provides a system that facilitates interleaved execution of a head thread and a speculative thread within a single processor pipeline. The system operates by executing program instructions using the head thread, and by speculatively executing program instructions in advance of the head thread using the speculative thread, wherein the head thread and the speculative thread execute concurrently through time-multiplexed interleaving in the single processor pipeline.

 
Web www.patentalert.com

< Power management for multi-interface device clusters

> Securely inspecting electronic messages

> Splitting execution of a floating-point add instruction between an integer pipeline for performing mantissa addition and a hardware state machine

~ 00538