A cache coherent data processing system includes at least first and second coherency domains each including at least one processing unit and a cache memory. The cache memory includes a cache controller, a data array including a data storage location for caching a memory block, and a cache directory. The cache directory includes a tag field for storing an address tag in association with the memory block and a coherency state field associated with the tag field and the data storage location. The coherency state field has a plurality of possible states including a state that indicates that the address tag is valid, that the storage location does not contain valid data, and that the memory block is possibly cached outside of the first coherency domain.

 
Web www.patentalert.com

< Method and apparatus for persistent access to web resources using variable time-stamps

> Multi-processor data coherency

> Data processing system and method for selectively updating an invalid coherency state in response to snooping a castout

~ 00539