The present invention is directed to a test structure and method to determine the effects of the well proximity effect on the gate threshold voltage of FETs at different distances from the edge of the well.

 
Web www.patentalert.com

< Semiconductor device having exposed heat dissipating metal plate

> Low skew clock distribution tree

> Solid-state imaging device
~ 00543