A system and method for maintaining values on output pads of an integrated circuit during entry, exit, and while a portion of the integrated circuit is in a power conservation or deep power down mode. The method for entering a power conservation mode includes determining a power conservation mode value which will be maintained at an output pad while a portion of an integrated circuit is in a power conservation mode. The power conservation mode value may then be selected for output and the power conservation mode value is held at the output pad. The portion of the integrated circuit to enter the power conservation mode is then electrically decoupled from the output pad. The portion of the integrated circuit may then be placed in the power conservation mode without output signal slighting while maintaining the output value.

 
Web www.patentalert.com

< RESPONDING TO INTERRUPTS WHILE IN A REDUCED POWER STATE

> NETLIST CELL IDENTIFICATION AND CLASSIFICIATION TO REDUCE POWER CONSUMPTION

> MULTIPROCESSOR COMPUTING SYSTEMS WITH HETEROGENEOUS PROCESSORS

~ 00551