In one embodiment, an integrated circuit comprises first circuitry; a first clock generator coupled to supply a first clock to the first circuitry, and a control unit coupled to the first clock generator. The first clock generator is coupled to receive an input clock to the integrated circuit and is configured to generate the first clock. The control unit is also coupled to receive a trigger input to the integrated circuit. During a test of the integrated circuit, the control unit is configured to cause the first clock generator to generate the first clock at a first clock frequency, The control unit is configured to cause the first clock generator to generate the first clock at a second frequency greater than the first clock frequency for at least one clock cycle responsive to an assertion of the trigger input.

 
Web www.patentalert.com

< System and method for performing high speed memory diagnostics via built-in-self-test

> Serial asynchronous interface with slip coding/decoding and CRC checking in the transmission and reception paths

> Apparatus and method for generating a Galois-field syndrome

~ 00551