Disclosed herein is a semiconductor test apparatus for simultaneously testing a plurality of semiconductor devices. The semiconductor test apparatus includes a plurality of pattern generation boards, a DUT board, a backplane board, and a power supply unit.

 
Web www.patentalert.com

< Method and system of identifying overlays

> Test wrapper including integrated scan chain for testing embedded hard macro in an integrated circuit chip

> System and method for performing high speed memory diagnostics via built-in-self-test
~ 00551