A gaming machine includes two persistent random access memory sections. Critical data written to one memory section is copied to the other. Systems and methods for managing the two memory sections may include a transaction engine executable on a gaming machine processor. Alternatively, the transaction engine may execute or on a memory controller implemented as an Application Specific Integrated Circuit, a separate processor, or programmable logic. A transaction state may be used to determine which of the copies in the two memory sections is valid.

 
Web www.patentalert.com

< Processor architecture having multi-ported memory

> Reordering each array in a sequence of arrays

> Method and apparatus for performing an atomic semaphore operation

~ 00554