Described herein is a point-to-point memory communications architecture,
having a point-to-point signal line set associated with each of a
plurality of connectors or module positions. When the system is fully
populated, there is a one-to-one correspondence between signal line sets
and memory modules. In systems that are not fully populated, the system
is configurable to use a plurality of the signal line sets for a single
memory module.