An integrated circuit interconnect structure includes a conductive line, a first barrier layer disposed on a bottom surface of conductive line, a second barrier layer disposed on the top surface of the conductive line, and an interlevel dielectric surrounding the conductive line.

 
Web www.patentalert.com

< Integrated connection arrangements

> Memory cell device with coplanar electrode surface and method

> Method and apparatus for precisely aligning integrated circuit chips

~ 00559