A method of designing a skew insensitive circuit is performed by designing
a synchronous circuit including flip-flops and combinatorial logic and,
for each flip-flop, inserting logic gates to receive a skewed clock
signal and to locally derive non-overlapping clock phases from the skewed
clock signal.