One or more circuits that validate data frames are provided. The validation may validate information for a fiber channel header and information for a small computer system interface (SCSI) header. The validation is performed by one or more circuits at wire speed.

 
Web www.patentalert.com

< Method of implementing B++ tree search on a parallel using virtual tree structure

> Multiprocessor system with retry-less TLBI protocol

> Embedded reuse meta information

~ 00569