A programmable resistive memory cell comprising a lower electrode, a
programmable resistance layer, and an upper electrode, wherein a lower
mask is arranged between the lower electrode and the programmable
resistance layer and an upper mask is arranged between the programmable
resistance layer and the upper electrode, and wherein the lower mask and
the upper mask comprise current-inhibiting regions.