A method for optimizing a code sequence by tuning the representations of an instruction set based on the frequency of operations performed by the code sequence. For example, the number of bit symbols used to represent a code sequence may be reduced using the present invention.

 
Web www.patentalert.com

< System and method for designing multiple clock domain circuits

> System to provide computing as a product using dynamic computing environments

> Methods and apparatus for switching fibre channel arbitrated loop devices
~ 00581