A computer system having a memory system having a memory controller and a memory. The memory controller is coupled to a processor and to the memory. The memory comprises one or more daisy chains of memory chips. An address/command word is chained through a daisy chain of memory chips and is handled by one of the memory chips in the daisy chain of memory chips. Data to be written to a memory chip is sent as part of the address/command word, or is transferred on an outgoing data bus chain. Data read from a memory chip is transferred on an incoming data bus chain. A daisy chain of memory chips can include memory chips on multiple carriers, or the daisy chain of memory chips can all be attached to a single carrier.

 
Web www.patentalert.com

< Bus system and methods of operation using a combined data and synchronization line to communicate between bus master and slaves

> VLIW optional fetch packet header extends instruction set space

> Method and system for controlling a mixed array of point-of-load regulators through a bus translator

~ 00584