A memory system includes phase change memory cells. A control module causes one of the phase change memory cells to be written using a write parameter, causes a resistance value of the one of the phase change memory cells to be read back, adjusts the write parameter, and causes the writing, reading and adjusting to be repeated until the resistance value is within a predetermined range of a target resistance value.