A technique to control power consumption within a microprocessor. More
particularly, embodiments of the invention relate to a technique to
control power and performance within one or more microprocessors by
enforcing a credit-based instruction execution rate algorithm.