A variable timing system for a magnetoresistive random access memory circuit (MRAM IC) is embedded in an MRAM IC and includes a number of timing control circuits, where each timing control circuit generates a timing control signal. A number of variable timing circuits are each coupled to receive at least two of the timing control signals, and each of the number of timing circuits outputs a variable timing in response to the timing control signals. At least one MRAM timing driver is connected to receive the variable timing.

 
Web www.patentalert.com

< Power saving method and system

> Recording medium for storing start position information for each zone and method of managing data using the information

> Method and apparatus for SRAM macro sparing in computer chips

~ 00599