A system and method for synchronizing a system clock in accordance with a program clock reference of a content data stream includes application of incremental delays to a local clock signal having a higher frequency than that specified by the program clock reference. The delay is made over a period defined by phase comparison between a system clock signal and a minimum delay value. Delay values are incremented proportionally to a number of clock cycles over the period. The subject system allows for display of jitter free audio or video decoded from the content data stream, and is realized in circuitry that is readily implement on an integrated circuit.

 
Web www.patentalert.com

< Display system and signal processing using diamond-shaped DMDs

< Systems and methods for multi-resolution image processing

> Image-taking apparatus

> Digital camera module having linear voice coil actuator

~ 00600