Methods and apparatus to improve address translation performance in virtualized environments are described. In one embodiment, a switching logic may translate a virtual address of a memory access request (e.g., transmitted by a transmitting agent and directed to a receiving agent) into a corresponding physical address. Other embodiments are also disclosed.

 
Web www.patentalert.com

< Storage system for processing access request from host and method for doing the same

< System and method for dynamic sizing of cache sequential list

> Computer memory architecture for hybrid serial and parallel computing systems

> Microprocessor with high speed memory integrated in load/store unit to efficiently perform scatter and gather operations

~ 00601