A method and apparatus for managing memory allocation using memory pages. One or more arenas are designated within a memory page. Each of the arenas are divided into one or more memory blocks of the same size. Metadata is generated for the memory blocks at a location other than between the memory blocks, which is used when allocating memory to satisfy an allocation request of the size of the memory blocks.

 
Web www.patentalert.com

< Method and system for using upper cache history information to improve lower cache data replacement

< Read sharing using global conflict indication and semi-transparent reading in a transactional memory space

> Apparatus and method for decreasing the latency between instruction cache and a pipeline processor

> Architecture support system and method for memory monitoring

~ 00602