A memory system self-initiates hibernation mode and responds to host commands issued during hibernation within a host protocol timeout period. Hibernation mode is entered after controller state data has been stored and while no host command to the memory system is pending. Power to volatile data storage is diminished during hibernation mode. Upon receiving a host command during hibernation mode, power is restored and a reduced portion of the controller state data is read from non-volatile memory. A removable data storage device or a portable electronic device with embedded data storage may be constructed with such a self-hibernating memory system.

 
Web www.patentalert.com

< CARBON-BASED MEMORY ELEMENTS EXHIBITING REDUCED DELAMINATION AND METHODS OF FORMING THE SAME

< Method of making pillars using photoresist spacer mask

> METHOD AND APPARATUS FOR ENFORCING A FLASH MEMORY CACHING POLICY

> MATERIAL GAS CONCENTRATION CONTROL SYSTEM

~ 00604