An embodiment of the present invention is a technique to provide a secure authentication of chipset configuration. A first chipset configuration (CC) register set in an input/output (I/O) manageability engine (ME) partition authenticates and controls enabling a CC functionality. The I/O ME partition manages I/O resources shared with a processor in a secure manner. A second CC register set in a processor interface space provides the CC functionality. The second CC register set includes a global enable register having an enable field securely accessible to the I/O ME partition in a read and write-once accessibility and accessible to the processor via the processor interface space in a read-only accessibility.

 
Web www.patentalert.com

< Leveraging markup language data for semantically labeling text strings and data and for providing actions based on semantically labeled text strings and data

< Log processing of channel tunes and channel tune times generated from a television processing device

> Method and system for single signon for multiple remote sites of a computer network

> Detection of procedural deficiency across multiple business applications
~ 00604