A keeper device design structure for dynamic logic used in integrated circuit designs includes a first keeper path statically coupled to a dynamic data path, the first keeper path configured to prevent false discharge of the dynamic data path during an evaluation thereof, and a second keeper path selectively coupled to the dynamic data path. The second keeper path is configured to maintain the dynamic data path at a nominal precharge level prior to an evaluation thereof, wherein the second keeper path is decoupled from the dynamic data path during the evaluation.

 
Web www.patentalert.com

< Memory array programming circuit and a method for using the circuit

< Electrical probe

> Method and apparatus for a data-dependent noise predictive viterbi

> Television signal distribution system and method using it

~ 00606