A package substrate for a multi-package module. The package substrate comprises a substrate having a die region and at least one thermal channel region outwardly extending to an edge of the substrate from the die region. An array of bumps is arranged on the substrate except in the die and thermal channel regions, in which the interval between the bumps is narrower than the width of the thermal channel region. An electronic device with a package substrate is also disclosed.

 
Web www.patentalert.com

< Thermal spacer for stacked die package thermal management

< Beam irradiation apparatus, beam irradiation method, and method for manufacturing thin film transistor

> Electrochromic devices utilizing very low band gap conjugated counter electrodes: preparation and use

> Power semiconductor module and method of manufacturing the same

~ 00609