A memory buffer for an FB-DIMM having a first input/output interface for
communicating with a memory controller at a first payload data rate and a
second input/output interface for communicating with memory packages at a
second payload data rate, wherein a relation of the first payload data
rate to the second payload data is greater than 10.