A system and method is disclosed for providing a robust ultra low power serial interface with a digital clock and data recovery circuit for power management systems. In one advantageous embodiment a digital clock and data recovery circuit of the invention comprises a quadruple phase clock generator circuit that generates four shifted clock signals, a decision logic circuit, a state detector circuit, and an edge detector circuit. The detected edges of data signals are used to latch the state of the four shifted clock signals. The state detector circuit selects a stable clock signal among the four shifted clock signals for use as a recovered clock signal and synchronizes the recovered clock signal at a center of the data signal. The selected recovered clock signal remains available until another data signal transition is detected.

 
Web www.patentalert.com

< Methods and systems for packaging integrated circuits

< System, apparatus and method for color machine vision with black and white photoelectric sensor

> Phase-locked loop including sampling phase detector and charge pump with pulse width control

> System and method for providing a process, temperature and over-drive invariant over-current protection circuit

~ 00612