According to one embodiment of the present invention, a memory cell array comprises a plurality of voids, the spatial positions and dimensions of the voids being chosen such that mechanical stress occurring within the memory cell array is at least partly compensated by the voids.

 
Web www.patentalert.com

< Active semiconductor devices

< Process for the production of plasma displays with distributed getter material and displays thus obtained

> SRAM core cell for light-emitting display

> Organic light emitting diodes (OLEDs) including a barrier layer and method of manufacture

~ 00615