In one embodiment, the invention is a method and apparatus for static timing analysis in the presence of a coupling event and process variation. One embodiment of a method for computing a statistical change in delay and slew due to a coupling event between two adjacent nets in an integrated circuit design includes conducting a statistical timing analysis of the integrated circuit design, computing a statistical overlap window between the adjacent nets, where the statistical timing window represents a period of time during which signals on the adjacent nets can switch contemporaneously and computing the statistical change of delay due to the coupling event, in accordance with the statistical overlap window.

 
Web www.patentalert.com

< Conjunctive BDD building and variable quantification using case-splitting

< Partial good schema for integrated circuits having parallel execution units

> Color image for a display screen

> Generator based on multiple instruction streams and minimum size instruction set for generating updates to mobile handset

~ 00616