Various embodiments that may be used in performing speculative code motion for memory latency hiding are disclosed. One embodiment comprises extracting an asynchronous signal from a memory access instruction in a program to represent a latency of the memory access instruction, and generating a wait instruction to wait the asynchronous signal.

 
Web www.patentalert.com

< Multiple clock domain microprocessor

< Modular cryptographic device providing enhanced interface protocol features and related methods

> Speculative data loading using circular addressing or simulated circular addressing

> Mapping transport streams

~ 00620