A flash memory storage system includes a memory array containing a plurality of memory cells and a controller for controlling the flash memory array. The controller dedicates a first group of memory cells to operate with a first number of bits per cell and a second, separate group of memory cells to operate with a second number of bits per cell. A mechanism is provided to apply wear leveling techniques separately to the two groups of cells to evenly wear out the memory cells.

 
Web www.patentalert.com

< System and method to prevent data corruption due to split brain in shared data clusters

< Graphical user interface that permits the selection of a security setting to control access to a removable storage device

> Techniques for determining physical data layout of RAID devices

> NAND flash memory system with programmable connections between a NAND flash memory controller and a plurality of NAND flash memory modules and method thereof

~ 00621