An optimal write conductor layout structure for improved MRAM performance is disclosed. A write conductor layout structure for a magnetic memory cell includes a data storage layer having a first layer width in a first direction and a second layer width in a second direction. The data storage layer is positioned between a first conductor having a first width in the first direction and a second conductor having a second width in the second direction. The first and second conductors cross the data storage layer in the first and second directions respectively. The first width of the first conductor is less than the first layer width of the data storage layer and the first width of the first conductor is positioned so that the first layer width overlaps the entirety of the first width of the first conductor. The second width of the second conductor is less than the second layer width of the data storage layer and the second width of the second conductor is positioned so that the second layer width overlaps the entirety of the second width of the second conductor. The narrow widths of the first and second conductors eliminates misalignment between the conductors and the data storage layer, reduces leakage of a write magnetic field generated by currents applied to the first and second conductors, and can generate the write magnetic field with less current thereby reducing power consumption in the memory cell.

 
Web www.patentalert.com

< (none)

< Method for removing contaminants from a semiconductor wafer

> Electron gun for electron tube with cold cathode

> (none)

~ 00016