A method and apparatus for interfacing buses includes a system interface processor coupled to a first bus and including a command register accessible via a second bus. A request buffer and a response buffer are provided which are accessible via the second bus and coupled to the interface processor. The request buffer can be used to store information to be transmitted from the second bus to the first via the interface processor while the response buffer can be used to store information to be transmitted from the first bus to the second bus via the interface processor. The interface processor may include a status register to indicate the status of the interface controller. The interface controller may also include a command register to receive commands transmitted over the second bus.

 
Web www.patentalert.com

< (none)

< Magnetic random access memory circuit

> Process and device for separating ethane and ethylene from a steam-cracking effluent by solvent absorption and hydrogenation of the solvent phase

> (none)

~ 00025