A system and method for timing-closed placement which also takes wirelength and congestion into consideration. In one aspect, the system and method of timing driven placement according to the present invention incorporates a timing budget management technique which satisfies triangle parity and inequality, a timing-driven quadrisection placement strategy based on flexible timing window configurations to minimize the wirelength and congestion during each mincut quad-partition of top-down hierarchy, and a linear programming formulation incorporating bin capacity, channel capacity and congestion criticality.

 
Web www.patentalert.com

< (none)

< Method, apparatus, and program product for laying out capacitors in an integrated circuit

> Content addressable storage apparatus and register mapper architecture

> (none)

~ 00050