A methodology for testing embedded memories based on functional patterns that allow for easy and complete diagnosis including techniques for shortening the size of the array test, and/or the simulation turn around time, without diminishing the diagnostic accuracy.

 
Web www.patentalert.com

< Method and apparatus for unix system catastrophic recovery aid

< System and method of generating dynamic word line from the content addressable memory (CAM) "hit/miss" signal which is scannable for testability

> Method and apparatus for high integrity hardware memory compression

> System and method for AC performance tuning by thereshold voltage shifting in tubbed semiconductor technology
~ 00060