A bus transaction accelerator, incorporating an innovative control register and status register circuit. The innovative accelerator allows systems with different clocks to handshake in the background, thereby reducing bus idle time.

Un acceleratore di transazione del bus, comprendendo un circuito innovatore del registro di controllo e del registro di condizione. L'acceleratore innovatore permette i sistemi con differenti orologi alla stretta di mano nei precedenti, quindi riducenti il tempo al minimo del bus.

 
Web www.patentalert.com

< Data transmission apparatus, system and method, and image processing apparatus

< Arbitration circuit with plural arbitration processors using memory bank history

> Directed allocation of coupling facility structures

> Semiconductor testing apparatus for testing semiconductor device including built in self test circuit

~ 00076